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Abstract—Linear variable differential transformer (LVDT)
sensors are used in engineering applications due to their fine-
grained measurements. However, these sensors exhibit non-linear
input-output characteristics, which decrease the reliability of the
sensing system. The contribution of this article is three-fold. First,
it provides an experimental study of the non-linearity problem
of the LVDT. Second, it proposes the design of a functional
link artificial neural network (FLANN) based non-linearity
compensator model for overcoming it. Finally, it validates the
feasibility of the solution in simulation, and presents a proof-
of-concept hardware implementation on a SPARTAN-II (PQ208)
FPGA using VHDL in Xilinx. The model has been mathematically
derived, and its simulation study has been presented that achieves
nearly 100% linearity range. The result obtained from the
FPGA implementation is in good agreement with the simulation
result, which establishes its actualization as part of a general
manufacturing process for linearity compensated LVDT sensors.
I. INTRODUCTION
Linear variable differential transformer (LVDT) sensors are
utilized in various control system applications for measuring
displacement, pressure, force, and other physical quantities.
These sensors provide numerous advantages in the form of
fine-grained resolution and precise measurements, friction-free
operating that increases its operational span, fast response,
high sensitivity, and robust operation under wide temperature
ranges and environmental conditions [1]. However, an inherent
problem is that they exhibit non-linear input-output charac-
teristics, which lead to erroneous displacement recordings,
thereby decreasing the reliability of the sensing system. Con-
ventionally, obtaining high linearity working range during their
fabrication in the factory requires sophisticated machinery.
Moreover, it is quite difficult to achieve fine tuning of every
sensor manufactured to exhibit equal linear properties. Hence,
the users have to undertake the tedious job of pitch calibration
by adjusting the screw gauge on this device. Even after manual
calibration, these devices may exhibit non-linear behaviour
due to inherent difference in their characteristics, variation
in environmental conditions, aging; or simply due to human
errors. This results in the decrease of the usable operating
range of the device, and also affects the system accuracy.
Hence, there is a need for an automated process to calibrate
each LVDT sensor.
In this paper, we provide a detailed insights into this
problem, and make the following contributions:
1) We present a study of the non-linearity problem of the
LVDT by gathering experimental data from an off-the-
self sensor, and demonstrate its limited operational range
due to its non-linear input-output characteristics.
2) We propose an artificial neural network (ANN) based
inverse modeling approach for overcoming this problem.
We utilize a variant of the traditional ANN called
functional link artificial neural network (FLANN). This
model has been explained through mathematical deriva-
tion, and has been verified through simulation in MAT-
LAB, which achieve nearly 100% linearity.
3) We propose an algorithm for the proof-of-concept hard-
ware implementation of this scheme on a SPARTAN-II
(PQ208) field programmable gate array (FPGA) using
VHDL in Xilinx.
In addition, the the lessons and experiences may be helpful
to other engineers who are working on similar problems and
projects.
The remainder of the article is arranged as follows. Sections
II and III present a general study of the LVDT sensor. Section
IV and V explores the mathematical design of an inverse
modeling approach for automatic calibration using FLANN.
Section VI presents the evaluation results of both the simu-
lation studies and FPGA implementation. Section VII follows
it up by providing a concise background and overview of
related work. The final Section VIII suggests various possible
improvements to the design, and concludes with a summary
of the areas covered in the paper.
II. LVDT OVERVIEW
A LVDT is a displacement sensor that measures physical
movement (or displacement), and represents this change as
an output voltage. It consists of three coils: a single primary
coil P (known as the emitter coil), and two secondary coils
S1 and S2 (known as receiver coils) wound on a cylindrical
former (Figure 1-(b)). The two secondary coils are identical
(i.e. they have equal number of turns), counter-wound (i.e. if
coil windings of S1 are clockwise, then the windings on S2
are counter-clockwise, or vice-versa ), and are placed on either
side of the primary winding. The primary winding is connected
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Fig. 1. (a): A Linear Variable Differential Transformer. (b): Horizontal cross-sectional view of a LVDT.
to a power source (either alternating or direct). A movable
soft iron core is placed inside the former, and a displacement
arm is attached it. The movement of the arm displaces the
primary coil, which induces a signal on the two secondary
coils. This signal has an amplitude that is nearly proportional
to the displacement of the core. A reverse movement of the
arm (and subsequently the core) would result in the change
of the sign of the signal. This measure of the displacement is
converted into its respective voltage output, and is recorded by
the data acquisition unit (DAQ). Typically, the DAQ is attached
to a computer that has the specified interface to mount the
DAQ card. The analog-to-digital converter (ADC) unit of the
DAQ is responsible for digitizing the received analog signals,
and passing it onto the display software.
The LVDT shown in Figure 1-(a) was used in our experi-
ments. It did not have any external power supply. The cable
leading from the LVDT was used both for powering the sensor,
as well as for data transfer. In this manner, it can be viewed
as a USB drive connected to a specific port on the CPU.
The following section describes the working principle of this
sensor.
A. Working Principle
A voltage of Vin is applied across the primary coil. Depend-
ing on the position of the core (whose movement is caused
due to the displacement in the actuator arm) with respect to
the primary coil, inductance takes place on both the secondary
coils generating voltages Vs1 and Vs2. The final voltage output
Vout from the LVDT is the difference of the voltages attained
by the the secondary coils, i.e. Vout = Vs1 − Vs2. Vout is a
direct representation of the displacement of the actuator arm.
The operation of the LVDT can be best described by
considering the following 3 distinct positions of the core:
Stage 1: Core is at its normal (NULL) position. The flux
linking with both the secondary windings is equal (Vs1 = Vs2),
and hence, equal emfs are induced in them. Thus, Vout = 0
at the NULL position, and so is the displacement.
Stage 2: Core is moved to the left of the NULL position. In this
case, more flux links with winding S1 and less with windings
S2. Accordingly, the output voltage of the secondary winding
S1 is more than S2 (Vs1 > Vs2). Thus, the output voltage is in
phase with the primary voltage. The displacements recorded
along this direction would all be of the same sign, with an
increase in value, as the core is displaced further away from
the NULL position.
Stage 3: Core is moved to the right of the NULL position.
In this case, the flux linking with winding S2 becomes larger
than that linking with S1. Accordingly, the output voltage of
the secondary winding S2 is greater than S1 (Vs2 > Vs1).
Thus, the output voltage is 180o out of phase with the primary
voltage. Consequently, the displacements recorded along this
direction would all be of the same sign, but opposite to the
sign of the values recorded in Case 2.
III. PRELIMINARY EXPERIMENTS
In this section, we provide an overview of the experimental
work performed for the empirical data collection from a LVDT,
and our own experiences in working with it. The traces, in
the form of input-output characteristics, have been analyzed
and discussed, thereby highlighting the issues that need to be
addressed when modeling the non-linearity compensator unit
for this sensor.
A. Experimental Setup and Results
In order to create an accurate non-linearity compensator
model, we required a comprehensive database of input-output
characteristic traces of a LVDT. For this task, we collected
data from a simple LVDT having the following specifications:
Internal diameter of the core: 4.4 mm.
External diameter of the core: 5.0 mm.
Core length: 60.0 mm.
Number of winding turns on primary coil: 1500.
Number of winding turns on each secondary coil: 3300.
The two secondary coils are separated by a Teflon ring.
TABLE I
EXPERIMENTAL MEASURED DATA
Displacement (mm) Demodulated voltage
output (V)
-30 -5.185
-25 -5.017
-20 -4.717
-15 -4.039
-10 -2.896
-5 -1.494
0 (Null position) 0.001
5 1.462
10 1.810
15 3.962
20 4.799
25 5.225
30 5.276
Excitation frequency: 5.0 kHz.
Excitation voltage (peak-to-peak): 10.0 Vpp.
The experimental setup consisted of three units: desktop-
computer-based controller, stepper-motor-based (7.5o/step ro-
tation) displacement actuator, and an off-the-shelf LVDT sen-
sor. The stepper-motor performs a regulated displacement of
the core of the LVDT. It is under the control of a computer
program, and provides a linear displacement of 1.0 mm to
the LVDT core, at each stepper rotation. This actuator system
has been calibrated to produce a linear response. It has been
programmed to perform displacement, both in the forward and
reverse direction, in order to get a trace of the symmetrical
readings (both positive and negative) about the NULL position.
The differential output voltage v of the LVDT is recorded for
every displacement of x. The experimentally collected data is
presented in Table I.
B. Analysis and Discussion
Let us define linearity with respect to a LVDT sensor. As
we have explained in Section II-A, a NULL (or zero) point
is a position in the displacement of the core, where both the
displacement, and its corresponding output voltage is zero.
Hence by linearity, we means: irrespective of the displacement
of the actuator arm to the left or right of this NULL point,
the output voltage recorded by the LVDT in response to this
movement, should be same in magnitude.
An analysis of the experimental data trace shows two
important observations. First, the NULL point does not record
a perfect zero voltage output, and registers a value of 0.001V
at this dormant position. Second, for the same amount of
displacement on either side of the core, the scalar magnitude
of the voltage output from the LVDT are not the same. For
example, a displacement of 10 mm in both the directions
(forward and reverse) from the core, shows values of 2.896
V and 1.810 V respectively (Table I). However, according to
the working principle of LVDT, they both should have been the
same (in magnitude), though with a different sign to represent
the direction of motion. This deviation in the input-output
characteristics of the LVDT is the problem that we seek to
model.
The following points summarize our findings from the
experimental study.
• The amount of voltage change is proportional to the
amount of movement of the core, and therefore is an
indication for it.
• The direction of motion is inferred from the in-
crease/decrease of the output voltage.
• The output voltage is a linear function of the core
displacement within a limited range of motion. Beyond
this range of displacement, the characteristic curve starts
to deviate from the straight line.
• There exists a small voltage at the NULL position, which
ideally should be zero.
IV. SYSTEM MODEL
We utilize a simple design of inverse modeling to com-
pensate for the non-linearity exhibited by the LVDT. The
basic functionality of an inverse model is to generate a mirror
replica of the system under consideration. The non-linear
LVDT sensor is cascaded with the adaptive inverse model to
achieve overall linearity.
The proposed model of this experimental setup has been
shown in Figure 2-(a). It consists of all the units described
in Section III-A. The only addition to it shall be an adjunct
electronic element that replicates the functionality of the
inverse model. The displacement actuator displaces the core of
the LVDT by a distance of x. It is under the control of a main
controller that provides actuating signals for the controlled
displacement of the core of the LVDT. The corresponding
nonlinear output v is provided as input to this electronic
element, which generates the output y, which resembles the
displacement x recorded by the controller.
We achieve this functionality of the inverse model through
the realization of an artificial neural network (ANN), which
dynamically learns the system, and generates its inverse char-
acteristics. The ANN utilized in our model is a Functional Link
ANN (FLANN) [2]. The prime advantages of the FLANN are:
less computational complexity, ease of implementation and
higher linearity range, compared to the multilayer perceptron
(MLP) [3] and radial basis function (RBF) based ANNs.
Additionally, we wanted it to be simple in design, so that
in our future implementation, it could be easily designed,
programmed and configured on an FPGA chip.
A. FLANN
Figure 2-(b) shows the structure of a FLANN. It is a single
layer ANN with no hidden layers. The voltage at the output of
the LVDT (v), which is nonlinear, is provided as input to the
FLANN model. It is subject to functional expansions using
mathematical series (such as: trigonometric, power series,
tensor, outer product). These functional links acts as a pattern
of linearly independent functions, and these functions are
evaluated with this pattern as an argument. In our imple-
mentation, we utilize trigonometric expansions, because they
provide better nonlinearity compensation as compared to other
mathematical series [2]. These expansions are multiplied with
a set of neural weights, and finally added to produce the output
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Fig. 2. (a): Scheme of a non-linearity compensator of LVDT. (b): Structure of the FLANN model.
of the inverse model. It is compared with the desired signal
(actuating signal of the displacement actuator) to derive the
error signal. These weights are updated in order to minimize
the mean square error (MSE) [4]. The process of training is
repeated until the MSE reaches a minimum threshold level,
beyond which it does not improve the estimates. The dual
combination of the LVDT and the FLANN represents a linear
sensor with increased linearity range.
B. Derivation of the model
The general learning technique of an ANN consists of inter-
polating a continuous, multivariate function f(x) through an
approximating function fapprox(x). In a FLANN, fapprox(x)
is represented using a set of basis functions φ, and a fixed
number of weight parameters W . φ is choice based, which
limits the learning problem to finding W , that provides the
best approximation of f(x) for a set of input-output.
Let the N input elements {v1, v2, v3, ..., vN} to the FLANN
be represented as matrix V of size N×1. Thus, the nth element
can be given as vn, where 1 ≤ n ≤ N . Every element vn is
expanded to form M elements such that the resultant matrix S
has dimensions N ×M . This nonlinear expansion is achieved
through the set of basis functions B = {φi} with the following
properties:
1) φ1 = 1.
2) If
∑N
i=1 wiφi = 0, then wi = 0 for all i =
{1, 2, 3, ..., j}.
The FLANN consists of N basis functions:
{φ1, φ2, φ3, ..., φN} ∈ B.
Each element vn in V undergoes trigonometric expansion
using the following equation.
Si =

vi i = 1
sin(mpivi) i > 1, i = even(2, 4, ...,M)
cos(mpivi) i > 1, i = odd(1, 3, ...,M + 1)
(1)
where m = 1, 2, ...,M/2. In this implementation, we have
chosen M to be an even number. Thus, [Si]M+2i=1 can be
represented as a matrix S of size N × P where P = M + 2.
Let w = [w1, w2, w3, ..., wP ] be the weight vector of this
FLANN having P elements. Here, we use a heuristic approach
to assign values to w. Rather than choosing any random value
for w, we assign a value of unity (1) to every element of the
the weight vector. This is done to get the highest level (or
values) of the functional expansion, which would facilitate in
achieving the estimated weight values in less iterations.
The output at each iteration k is given as:
y(k) =
P∑
p=1
sp.wp (2)
In matrix notation, it is represented as:
Y = SP .W
T
P (3)
The corresponding error between the estimated and the desired
output is given by:
(k) = d(k)− y(k) (4)
where d(k) is the desired signal, which is the same as the
control signal given to the displacement actuator.
Let the cost function or the residual noise power at the kth
iteration be denoted as ξ(k) and is given by:
ξ(k) =
∑
j∈P
2j (k) (5)
The weight vector W of the FLANN is updated using the
least-mean-square (LMS) algorithm, in order to minimize the
mean square error ξ and is given by:
w(k + 1) = w(k) + ∆w(k) (6)
∆w(k) is given by:
∆w(k) = −η2 . ∂ξ(k)∂w(k)
= η(k)s(k)
(7)
where η is the learning rate parameter (0 ≤ η ≤ 1), or the step-
size that controls the convergence speed of the LMS algorithm,
and ∇ is the instantaneous estimate of the gradient of ξ with
respect to w(k). Thus, equation 6 can be given as:
w(k + 1) = w(k) + η(k)s(k) (8)
The weight vector (or the respective neural weights) can be
obtained as:
W = S−1.Y (9)
V. FPGA IMPLEMENTATION
This section presents our proposed algorithm for the proof-
of-concept hardware implementation of the ANN-based non-
linearity compensator design. We do not claim it to be
optimal or the best. Nevertheless, it establishes the practical
implementability of our solution, and provides a good learning
experience.
Our algorithm requires three functional blocks for its im-
plementation.
• Expansion block: Performs a functional expansion of the
input values. Its working is similar to a de-multiplexer
where a single input would be converted into many
outputs.
• Multiplication block: Performs the multiplication of the
neural weights with the functionally expanded signals,
and is based on the algorithm discussed in [5].
• Addition block: Performs the final addition of the vari-
ous intermediate signals, and is based on the algorithm
presented in [6].
We use 18-bit floating point numbers to accurately represent
every decimal number in its equivalent binary form (preserving
its decimal point).
A. Proposed Algorithm of the Inverse Model
The algorithm has been implemented with the help of a
Look-up table. It is designed for a few specific values only.
These values were taken from the experimentally measured
data set specified in Table I. They were converted to their
respective 18-bit floating point format, through manual cal-
culation, and then stored in the table. When these values are
provided as input to the setup, it searches this table for its
corresponding floating point representation, and then proceeds
to the next stage. Similarly, the final output, which is in 18-bit
floating point format, is evaluated for its decimal equivalent
value. The design flow has been divided into three stages as
shown in Figure 3.
The total number of expansions originating from the
FLANN is 51. The motivation for using 51 functional ex-
pansion shall be discussed in Section VI-A. The description
of the different stages are as follows:
1) Stage 1 : Expansion: The objective of this stage is to
perform a functional expansion of the input into 51 signals.
The output from the LVDT is fed as a 18-bit floating point
input to the expansion block.
It consists of five expansion sub-blocks. Out of the five
sub-blocks, four of these take a single input, and produce 10
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Fig. 3. FPGA implementation. (Left): Design flow. (Right): Internal archi-
tecture.
outputs, while the fifth block produces 11 outputs. The total
number of expansions originating from the FLANN block is
51 [10 outputs x 4 sub-blocks + 11 outputs x 1 sub-block].
Each output is in 18-bit floating point format.
Expansion sub-block E1 produces outputs based on the
following solution set.
{v, sin(piv), cos(piv), sin(2piv), cos(2piv), sin(3piv), cos(3piv),
sin(4piv), cos(4piv), sin(5piv)}
Expansion sub-block E2 produces outputs based on the
following solution set.
{cos(5piv), sin(6piv), cos(6piv), sin(7piv), cos(7piv), sin(8piv),
cos(8piv), sin(9piv), cos(9piv), sin(10piv)}
Expansion sub-block E3 produces outputs based on the
following solution set.
{cos(10piv), sin(11piv), cos(11piv), sin(12piv), cos(12piv),
sin(13piv), cos(13piv), sin(14piv), cos(14piv), sin(15piv)}
Expansion sub-block E4 produces outputs based on the
following solution set.
{cos(15piv), sin(16piv), cos(16piv), sin(17piv), cos(17piv),
sin(18piv), cos(18piv), sin(19piv), cos(19piv), sin(20piv)}
Expansion sub-block E5 produces outputs based on the
following solution set.
{cos(20piv), sin(21piv), cos(21piv), sin(22piv), cos(22piv),
sin(23piv), cos(23piv), sin(24piv), cos(24piv), sin(25piv)}
2) Stage 2 : Multiplication: The functionality of the second
stage is to perform a 18-bit floating point multiplication of the
input signals with their respective weights obtained from the
training phase of the FLANN. All the expansions originating
from the expansion block are fed as input to the multiplication
block, which consists of five sub-blocks. Out of the five sub-
blocks, four of these take 10 inputs and produces 10 outputs,
while the fifth block takes 11 inputs and produces 11 outputs.
3) Stage 3 : Addition/Subtraction: The third stage is re-
sponsible for performing the addition/subtraction of two 18-
bit floating point integers. The output from the multiplication
(a): LVDT (nonlinear). (b): FLANN (Inverse Model). (c): Overall system response: Linear.
(d): FE: 25. (e): FE: 51. (f): FE: 61.
(g): CR: 25. (h): CR: 51. (i): CR: 61.
Fig. 4. Overall system snapshot for functional expansions (FE) ={25,51,61} and their respective convergence rates (CR).
blocks are fed as input to this block, which consists of 50
sub-blocks. Each sub-block takes as input two 18-bit floating
numbers, and produces the added result as output, which is
also a 18-bit floating point number.
VI. EVALUATION
In this section, we present the results (both of simulation
and FPGA implementation) from our FLANN-based nonlin-
earity compensator model discussed in Sections IV & V. The
experimental data (Table I) collected from the LVDT described
in Section III-A has been utilized for this purpose.
A. Simulation Results
The simulations have been performed using MATLAB 8.0.
The comparison metric utilized is the percentage of linear
range, which is defined as:
Number of points in the linear range
Total number of points
× 100 (10)
Figure 4-(a) shows the plot of the input-output character-
istics of the LVDT, which is nonlinear. Figure 4-(b) shows
the inverse input-output characteristic plot from our model
simulator. Figure 4-(c) shows the final output from the cascade
of the LVDT and our model connected in series. It shows
a perfect straight line, which establishes the linearity of the
sensor over the entire dynamic range.
An important design decision was to choose the number
of functional expansion to obtain linearity. The value was
chosen to be 51, because it was a good trade-off between less
expansions that under-compensate for the nonlinearity (Figure
4-(d)), and more expansions that over-compensate for it (and
hence is a waste of resources)(Figure 4-(f)).
Figure 4-(e) shows the overall system response, which
demonstrates linear I/O characteristic, after the combination of
the FLANN model with the LVDT data. Figure 4-(h) shows the
convergence rate of our proposed algorithm in terms of mean
square error. It shows that our algorithm has a fast convergence
rate, which converges to its optimal value (neural weights of
the FLANN) in its first 100 iterations.
Figure 4-(d) shows the overall system response for a
FLANN with 25 functional expansions. We observe that such
a system still shows non-linearity, and the algorithm takes a
longer time to converge (Figure 4-(g)). The response for a
system having 61 functional expansion has been shown in
Figure 4-(f). It shows that this system does not perform better
than our system (with 51 expansions), and has comparable
convergence rates (Figure 4-(i)).
A comparison among the percentage of linear range
achieved with different number of functional expansions has
been shown in Table II. Thus, in our simulation study, we
have achieved 100% linearity, over the entire range of values
collected from our experimental results, in comparison to
only 15.38% from the off-the-shelf LVDT sensor used in our
preliminary experiment.
TABLE II
SIMULATION STUDIES
Number of
functional
expansions
% of linearity range
11 38.46
25 84.62
51 100.00
61 100.00
B. FPGA Results
This module was programmed in VHDL [7] using Xilinx,
and subsequently burned on to a SPARTAN-II(PQ208) FPGA.
The evaluation metric is the error between the perfect (simu-
lation) and real (FPGA) results.
The experimentally collected output data from the LVDT
(in volts) were provided as input to the FPGA, and its corre-
sponding output values were recorded (which are typically the
output from the inverse model). The combined values (LVDT
(nonlinear) + FPGA (inverse model)) were utilised to generate
the final response for the system, which is shown in Figure
5-(a). We understand from this figure that the overall input-
output characteristics are not perfectly linear, in comparison
to the result obtained from the simulation in MATLAB (ideal
case). Figure 5-(b) gives a plot of the error (i.e. the difference
between the simulation and FPGA results), which is mostly
below 0.05V , except for the end-points.
This deviation in the FPGA result can be accounted for
the fact that minor errors can creep into the system during
their hardware implementation, which is not as error free
as the simulation environment. The result obtained from the
FPGA implementation is in good agreement with the result
that was obtained from the simulation in MATLAB. Hence,
we conclude that the proposed algorithm is feasible, and can be
successfully applied for overcoming the non-linearity problem
of the LVDT sensor.
(a)
(b)
Fig. 5. Simulation and FPGA results: (a):Comparison. (b): Error.
VII. RELATED WORK
Numerous methods have been reported in literature that
have studied the non-linearity problem of an LVDT, and
proposed solutions for increasing its linear range. These can
be classified as: conventional design techniques, digital signal
processing methods and ANN-based inverse models.
Saxena et al. in [8] utilized the idea of dual secondary
coil, due to its insensitivity to the change in excitation
frequency and voltage, and proposed a model to verify it.
The experimental results show that the compensated LVDT
provides considerable insensitivity to variation in excitation
current, frequency and temperature change, and increases its
performance. However, this technique introduces the tedious
effort of dual coil winding that changes the dimension of the
coil, and increases the cost and weight of the setup. Kano et al.
in [9] used the square coil method to address the nonlinearity
of LVDTs. It proposed the utilization of the perpendicular
movement of the core of the axis rather than the conventional
parallel movement. Like the previous method, it also requires
a change in the hardware design of the sensor. Tian et al. in
[10] proposed algorithms for the design of transducers, and
showed that the sensitivity does not depend on the excitation
frequency. However, these algorithms do not take into account
eddy-current effects, and hence can be inaccurate.
Crescini et al. [11] proposed a DSP technique based on
the spectral estimation of the differential secondary signal
for increased accuracy in sensing. Ford et al. [12] proposed
a DSP-based LVDT signal conditioning system, which had
the advantage of improved linearity range, automatic phase
correction and better frequency response. Flammini et al. in
[13] proposed a least-mean-square (LMS) based algorithm
for fast and accurate position (or displacement) estimations.
The prime advantage of this method is its simplicity in
implementation, but it may not be effective to estimate highly
dynamic conditions. Though the DSP techniques yield good
results, yet it increases the computation cost of the system, and
can only be implemented with the help of dedicated processing
boards.
Patra et al. in [14] has presented the working of ANN-based
inverse model to compensate for the nonlinear characteristics
in a capacitive pressure sensor. The adaptive inverse model is
used in cascade with the nonlinear sensor to achieve overall
linearity. The standard three-layered multilayer perceptron
(MLP) network has been used to develop an adaptive inverse
model for these sensors. However, the MLP-based inverse
model involves high computational complexity, and offers
unsatisfactory linearity performance. Mishra et al. in [15]
proposes a FLANN-based nonlinearity compensator model for
LVDT, however, the practicability of such a scheme needs to
be verified through a hardware implementation.
Our work in this paper proposes a simple FLANN-based in-
verse model that involves quite less computational complexity
than the MLP model. Its linearity range is high as compared to
MLP. Through our FPGA implementation, we have shown that
the non-linearity compensator unit can be easily fabricated,
unlike a precise coil-winding machine. A FPGA chip can be
designed for realizing this model, and cascaded with the LVDT
output for achieving overall linearity. An initial system design
and preliminary work was presented in [16].
VIII. FUTURE WORK AND CONCLUSION
The proposed algorithm utilizes a single FLANN model for
the non-linear compensation. A possible enhancement can be
the application of a cascade of two or more FLANN structures
in a single iterative model to achieve better accuracy. However,
it would increase the degree of complexity that may be
uncontrollable during its hardware realization. Nevertheless,
it would be a good analysis to define a trade-off between the
number of cascaded FLANNs to their accuracy, complexity
and hardware feasibility. Presently, the FPGA accepts only a
few specific values for generating its inverse characteristics.
This can be overcome through the use of Systolic architecture
design. It would provide a generic approach to the whole
implementation, wherein the system would accept any in-
put value, and process it accordingly. This scheme, though
relatively more complex, will be faster than the Look-up
table method. The overall circuit design needs to been further
miniaturized, and checked for power efficiency, for faster
response time and durability. The system efficiency aspects
have not been addressed in this paper as it was a proof-of-
concept implementation.
This paper studies the problem of a LVDT (displace-
ment) sensor. It presents an experimental study of its non-
linearity exhibited in input-output characteristics. It proposes
a FLANN-based inverse modeling approach to compensate for
this behavior. A simulation study of the model was performed
in MATLAB. It proposes an algorithm for the proof-of-concept
hardware implementation of this scheme on a SPARTAN-
II (PQ208) FPGA using VHDL in Xilinx. It shows that its
implementation is practically feasible on a hardware platform,
as the result obtained from the FPGA implementation is in
good agreement with the simulation result in MATLAB.
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